

SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING A LEAKAGE  
CURRENT CUTOFF CIRCUIT, CONSTRUCTED USING MT-CMOS, FOR  
REDUCING STANDBY LEAKAGE CURRENT

5

CROSS REFERENCE TO RELATED APPLICATION

This application is based upon and claims the benefit of priority from the prior Japanese Patent Applications No. 2002-295854, filed on October 9, 2002  
10 and No. 2003-204739, filed on July 31, 2003, the entire contents of which are incorporated herein by reference.

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a  
15 semiconductor integrated circuit device and, more particularly, to a semiconductor integrated circuit device having a leakage current cutoff circuit, constructed using MT-CMOS, for reducing a standby leakage current.

20 2. Description of the Related Art

Recently, in semiconductor integrated circuits, there has been a growing need to reduce power consumption while retaining high-speed performance in order to meet the need for higher operating speeds in portable  
25 electronic apparatuses and for a longer battery life between charges. In semiconductor integrated circuits, if the supply voltage is lowered in order to reduce power consumption, the operating speed drops correspondingly; therefore, it becomes necessary to reduce the threshold  
30 voltage of MOS field effect transistors (Metal-Oxide-Semiconductor Field Effect Transistors, or more broadly, MIS field effect transistors (Metal-Insulation-Semiconductor Field Effect Transistors)). However, reducing the threshold voltage of MOS transistors gives  
35 rise to the problem of increased leakage current. To address this problem, there has been proposed in the art a technology called MT-CMOS (Multi-Threshold CMOS) which

controls power by connecting a high-threshold transistor between the power supply line for a low-threshold transistor and the actual power supply line.

5       However, a semiconductor integrated circuit device having a leakage current cutoff circuit constructed using the prior known MT-CMOS has had problems such as an increase in layout area with each cell having a plurality of power supply lines, an inability to use existing standard cells in low-threshold  
10       MOS transistor circuits, and an inability to use a twin-well process which is generally less costly than a triple-well process. There is therefore a need to provide a semiconductor integrated circuit device that can use existing standard cells and can be constructed  
15       using a twin-well process, while suppressing an increase in layout area.

      Further, in a semiconductor integrated circuit device having a leakage current cutoff circuit constructed using the prior known MT-CMOS, if the size of  
20       a circuit where power is turned ON and OFF at a time increases, there can arise a problem such as noise being generated there and causing malfunction of nearby circuits in operation; in view of this, there is also a need to provide a semiconductor integrated circuit device  
25       in which noise occurring at the time of turning ON and OFF a macro circuit is reduced so as not to cause a malfunction of other circuits.

      The prior art and its associated problem will be described in detail later with reference to relevant  
30       drawings.

#### SUMMARY OF THE INVENTION

      An object of the present invention is to provide a semiconductor integrated circuit device that can use existing standard cells and can be constructed using a  
35       twin-well structure, while suppressing an increase in layout area. Another object of the present invention is to provide a semiconductor integrated circuit device in

which noise occurring at the time of turning ON and OFF a macro circuit is reduced so as not to cause a malfunction of other circuits.

5       According to the present invention, there is provided a semiconductor integrated circuit device comprising a high-threshold N-channel type MIS field effect transistor connected between a real high-potential power supply line and a pseudo high-potential power supply line; and a load circuit having a low-threshold P-channel type MIS field effect transistor and a low-  
10       threshold N-channel type MIS field effect transistor, wherein a first power supply terminal of the load circuit is connected to the pseudo high-potential power supply line, and a second power supply terminal of the load  
15       circuit is connected to a real low-potential power supply line.

      A back gate of the low-threshold P-channel type MIS field effect transistor may be connected to the pseudo high-potential power supply line, and a back gate of the  
20       low-threshold N-channel type MIS field effect transistor may be connected to the real low-potential power supply line. The semiconductor integrated circuit device may further comprise a waveshaping circuit which receives a control signal for controlling the high-threshold N-  
25       channel type MIS field effect transistor, and may perform waveshaping so that the control signal rises slowly, and wherein an output signal of the waveshaping circuit may be supplied to a gate of the high-threshold N-channel type MIS field effect transistor. The high-threshold N-  
30       channel type MIS field effect transistor may be configured as a source follower, and a voltage on the pseudo high-potential power supply line connected to the source of the high-threshold N-channel type MIS field effect transistor may rise slowly in response to the  
35       slowly rising output signal of the waveshaping circuit supplied to the gate.

      Further, according to the present invention, there

is provided a semiconductor integrated circuit device comprising a high-threshold N-channel type MIS field effect transistor connected between a real high-potential power supply line and a pseudo high-potential power supply line, the high-threshold N-channel type MIS field effect transistor being controlled by receiving a slowly rising control signal to a gate thereof; and a load circuit having a low-threshold P-channel type MIS field effect transistor and a low-threshold N-channel type MIS field effect transistor, wherein a first power supply terminal of the load circuit is connected to the pseudo high-potential power supply line, and a second power supply terminal of the load circuit is connected to a real low-potential power supply line.

According to the present invention, there is also provided a semiconductor integrated circuit device comprising a high-threshold MIS field effect transistor of a first conductivity type, connected between a first real power supply line and a first pseudo power supply line; a load circuit having a low-threshold MIS field effect transistor of the first conductivity type and a low-threshold MIS field effect transistor of a second conductivity type; and a level conversion circuit which receives a control signal of a first level for controlling the high-threshold MIS field effect transistor of the first conductivity type, and which converts the control signal of the first level into a control signal of a second level and supplies the control signal of the second level to a gate of the high-threshold MIS field effect transistor of the first conductivity type, wherein a first power supply terminal of the load circuit is connected to the first pseudo power supply line, and a second power supply terminal of the load circuit is connected to a second real power supply line.

The high-threshold MIS field effect transistor of the first conductivity type and the level conversion

circuit may be together constructed as a module. The first level may be equal to a signal interface level of the load circuit, and the second level may be a level greater than the first level. The first real power supply line may be a real high-potential power supply line, the second real power supply line may be a real low-potential power supply line, the first pseudo power supply line may be a pseudo high-potential power supply line, and the high-threshold MIS field effect transistor of the first conductivity type may be a high-threshold N-channel type MIS field effect transistor, wherein a drain of the high-threshold N-channel type MIS field effect transistor may be connected to the real high-potential power supply line, a source thereof may be connected to the pseudo high-potential power supply line, and a back gate thereof may be connected to the real low-potential power supply line.

The first real power supply line may be a real high-potential power supply line, the second real power supply line may be a real low-potential power supply line, the first pseudo power supply line may be a pseudo high-potential power supply line, and the high-threshold MIS field effect transistor of the first conductivity type may be a high-threshold P-channel type MIS field effect transistor, wherein a source and back gate of the high-threshold P-channel type MIS field effect transistor may be connected to the real high-potential power supply line, and a drain thereof may be connected to the pseudo high-potential power supply line.

The semiconductor integrated circuit device may further comprise a waveshaping circuit which receives the output signal of the level conversion circuit, and performs waveshaping so that the output signal of the level conversion circuit rises slowly, and wherein an output signal of the waveshaping circuit may be supplied to a gate of the high-threshold MIS field effect transistor of the first conductivity type. The high-

threshold MIS field effect transistor of the first conductivity type may be configured as a source follower, and a voltage on the first pseudo power supply line connected to the source of the high-threshold MIS field effect transistor of the first conductivity type may rise slowly in response to the slowly rising output signal of the waveshaping circuit supplied to the gate.

A physical shield may be provided over a signal wiring line from the level conversion circuit to the high-threshold MIS field effect transistor of the first conductivity type. The semiconductor integrated circuit device may have a multilayered wiring structure, and the shield may be formed in a prescribed intermediate wiring layer, while a signal line of a signal interface level of the load circuit is formed in a wiring layer located above the prescribed intermediate wiring layer.

The waveshaping circuit may comprise a high-threshold final-stage MIS field effect transistor having a large gate length and a small gate width, or a plurality of high-threshold final-stage MIS field effect transistors connected in series. The waveshaping circuit may comprise a digital/analog converter. The load circuit may comprise a memory circuit, and the digital/analog converter may output a voltage that is lower than a normal operating voltage of the memory and that only guarantees the retention of stored contents, thereby achieving a reduction in backup standby power consumption.

According to the present invention, there is also provided a semiconductor integrated circuit device comprising a high-threshold MIS field effect transistor of a first conductivity type, connected between a first real power supply line and a first pseudo power supply line; and a load circuit having a low-threshold MIS field effect transistor of the first conductivity type and a low-threshold MIS field effect transistor of a second conductivity type, wherein a first power supply terminal

of the load circuit is connected to the first pseudo power supply line, and a second power supply terminal of the load circuit is connected to a second real power supply line, wherein the first pseudo power supply line is brought outside a chip.

Further, according to the present invention, there is also provided a semiconductor integrated circuit device comprising a high-threshold MIS field effect transistor of a first conductivity type, connected between a first real power supply line and a first pseudo power supply line; and a load circuit having a low-threshold MIS field effect transistor of the first conductivity type and a low-threshold MIS field effect transistor of a second conductivity type, wherein a first power supply terminal of the load circuit is connected to the first pseudo power supply line, and a second power supply terminal of the load circuit is connected to a second real power supply line, wherein the first real power supply line is brought outside a chip.

#### BRIEF DESCRIPTION OF THE DRAWINGS

The present invention will be more clearly understood from the description of the preferred embodiments as set forth below with reference to the accompanying drawings, wherein:

Figures 1A, 1B, 1C, 1D, 1E, and 1F are circuit diagrams conceptually illustrating examples of semiconductor integrated circuit devices using prior art MT-CMOS technology;

Figures 2A and 2B are diagrams showing layout examples for the semiconductor integrated circuit device shown in Figure 1A;

Figure 3 is a schematic cross-sectional view for explaining one example of the fabrication process for the semiconductor integrated circuit device shown in Figure 1A;

Figure 4 is a diagram showing a layout example for the semiconductor integrated circuit device shown in

Figure 1D;

Figures 5A and 5B are schematic cross-sectional views for explaining examples of the fabrication process for the semiconductor integrated circuit device shown in Figure 1D;

Figure 6 is a circuit diagram conceptually illustrating a first embodiment of a semiconductor integrated circuit device according to the present invention;

Figure 7 is a diagram showing the layout of the semiconductor integrated circuit device of Figure 6;

Figure 8 is a schematic cross-sectional view for explaining the fabrication process for the semiconductor integrated circuit device shown in Figure 6;

Figures 9A, 9B, and 9C are circuit diagrams for explaining the configuration of a power supply switch section in the semiconductor integrated circuit device;

Figure 10 is a block circuit diagram schematically showing a second embodiment of a semiconductor integrated circuit device according to the present invention;

Figures 11A and 11B are block circuit diagrams schematically showing a third embodiment of a semiconductor integrated circuit device according to the present invention;

Figure 12 is a diagram schematically showing a configuration example of a semiconductor integrated circuit device to which the third embodiment shown in Figure 11A is applied;

Figure 13 is a block circuit diagram schematically showing a fourth embodiment of a semiconductor integrated circuit device according to the present invention;

Figure 14 is a block circuit diagram schematically showing a fifth embodiment of a semiconductor integrated circuit device according to the present invention;

Figure 15 is a cross-sectional view of a chip showing wiring layers for explaining the semiconductor integrated circuit device shown in Figure 14;



Figure 16 is a circuit diagram schematically showing a sixth embodiment of a semiconductor integrated circuit device according to the present invention;

5 Figure 17 is a diagram for explaining the operation of the semiconductor integrated circuit device shown in Figure 16;

10 Figure 18 is a block circuit diagram schematically showing a seventh embodiment of a semiconductor integrated circuit device according to the present invention;

Figure 19 is a block circuit diagram schematically showing an eighth embodiment of a semiconductor integrated circuit device according to the present invention; and

15 Figure 20 is a block circuit diagram schematically showing a ninth embodiment of a semiconductor integrated circuit device according to the present invention.

#### DESCRIPTION OF THE PREFERRED EMBODIMENTS

20 Before proceeding to the detailed description of the semiconductor integrated circuit device according to the present invention, the prior art semiconductor integrated circuit device and its associated problems will be described first, with reference to the drawings.

25 Figures 1A to 1F are circuit diagrams conceptually illustrating examples of semiconductor integrated circuit devices using prior art MT-CMOS technology, that is, circuit examples of semiconductor integrated circuit devices using prior art MT-CMOS technology are shown here. In Figures 1A to 1F, reference characters Q1A, 30 Q1B, Q1D, and Q1E are high-threshold P-channel type MOS field effect transistors (High-V<sub>th</sub> PMOSFETs: High-threshold PMOS transistors), Q4A, Q4C, Q4D, and Q4F are high-threshold N-channel type MOS field effect transistors (High-V<sub>th</sub> NMOSFETs: High-threshold NMOS 35 transistors), Q2A, Q2B, Q2C, Q2D, Q2E, and Q2F are low-threshold P-channel type MOS field effect transistors (Low-V<sub>th</sub> PMOSFETs: Low-threshold PMOS transistors), and

Q3A, Q3B, Q3C, Q3D, Q3E, and Q3F are low-threshold N-channel type MOS field effect transistors (Low-V<sub>th</sub> NMOSFETs: Low-threshold NMOS transistors). Further, reference character VDD is a real high-potential power supply line, VDDV is a pseudo high-potential power supply line, GND is a real low-potential power supply line, and GNDV is pseudo low-potential power supply line. In the semiconductor integrated circuit devices of Figures 1A to 1F, load circuits (logic circuits or parts of logic circuits) AA to AF are each shown as comprising one low-threshold PMOS transistor and one low-threshold NMOS transistor connected in series, but it will be appreciated that various other configurations may be employed in practical circuits.

In the circuits shown in Figures 1A, 1B, 1C, and 1F, the back gates of the low-threshold PMOS transistors Q2A, Q2B, Q2C, and Q2F are connected to the real high-potential power supply line VDD and, in the circuits shown in Figures 1A, 1B, 1C, and 1E, the back gates of the low-threshold NMOS transistors Q3A, Q3B, Q3C, and Q3E are connected to the real low-potential power supply line GND. Further, in the circuits shown in Figures 1D and 1E, the back gates of the low-threshold PMOS transistors Q2D and Q2E are connected to the pseudo high-potential power supply line VDDV and, in the circuits shown in Figures 1D and 1F, the back gates of the low-threshold NMOS transistors Q3D and Q3F are connected to the pseudo low-potential power supply line GNDV.

In the circuits shown in Figures 1A, 1B, 1D, and 1E, the high-threshold PMOS transistors Q1A, Q1B, Q1D, and Q1E are each connected between the real high-potential power supply line VDD and the pseudo high-potential power supply line VDDV, and in the circuits shown in Figures 1A, 1C, 1D, and 1F, the high-threshold NMOS transistors Q4A, Q4C, Q4D, and Q4F are each connected between the real low-potential power supply line GND and the pseudo low-potential power supply line GNDV. In the circuits

shown in Figures 1C and 1F, neither the pseudo high-potential power supply line (VDDV) nor the high-threshold PMOS transistor is provided, while in the circuits shown in Figures 1B and 1E, neither the pseudo low-potential power supply line (GNDV) nor the high-threshold NMOS transistor is provided.

The high-threshold PMOS transistors Q1A, Q1B, Q1D, and Q1E are supplied at their gates with a control signal (/PCNT) via a power control line /PCNT, and the high-threshold NMOS transistors Q4A, Q4C, Q4D, and Q4F are supplied at their gates with a power control signal (PCNT) via a power control line PCNT, to reduce leakage current, for example, during standby.

Semiconductor integrated circuit devices using MT-CMOS technology, such as shown in Figures 1A to 1F, are proposed in the prior art (refer, for example, to Japanese Unexamined Patent Publication No. H07-212217 and Japanese Unexamined Patent Publication No. H05-210976 (U.S. Patent No. 5,274,601)).

That is, in the semiconductor integrated circuit devices using prior art MT-CMOS technology, the high-threshold PMOS transistor is connected between the real high-potential power supply line VDD and the pseudo high-potential power supply line VDDV and/or the high-threshold NMOS transistor is connected between the real low-potential power supply line GND and the pseudo low-potential power supply line GNDV, while the back gate of the low-threshold PMOS transistor is connected to the real high-potential power supply line VDD and/or the back gate of the low-threshold NMOS transistor is connected to the real low-potential power supply line GND.

Figures 2A and 2B are diagrams showing layout examples for the semiconductor integrated circuit device shown in Figure 1A.

First, in the layout shown in Figure 2A, the high-threshold PMOS transistor Q1A, the low-threshold PMOS transistor Q2A, the low-threshold NMOS transistor Q3A,

and the high-threshold NMOS transistor Q4A are constructed as one cell.

5 In the layout shown in Figure 2B, on the other hand, the cell is constructed only with the low-threshold MOS transistors, and the high-threshold transistors connected to the respective power supply lines are arranged together in a separate place. That is, the low-threshold PMOS transistor Q2A and the low-threshold NMOS transistor Q3A are constructed as one cell, and the high-threshold PMOS transistor Q1A between the real high-potential power supply line VDD and the pseudo high-potential power supply line VDDV and the high-threshold NMOS transistor Q4A between the real low-potential power supply line GND and the pseudo low-potential power supply line GNDV are arranged together in a place separated from the cell.

15 In Figures 2A and 2B, reference characters BG1A to BG4A indicate the back gates of the respective transistors Q1A to Q4A.

20 Generally, it is desirable that the back gate of a transistor be located near the cell in order to stabilize the well potential. In the layouts shown in Figures 2A and 2B, the back gates BG2A and BG3A of the low-threshold PMOS transistor Q2A and low-threshold NMOS transistor Q3A constructed as one cell need to be connected to the real high-potential power supply line VDD and the real low-potential power supply line GND, respectively; accordingly, a total of four power supply lines, i.e., the real high-potential power supply line VDD, the pseudo high-potential power supply line VDDV, the pseudo low-potential power supply line GNDV, and the real low-potential power supply line GND, must be provided for each cell. In the case of the layouts of the semiconductor integrated circuit devices of Figures 1B and 1C, three power supply lines (VDD, VDDV, and GNDV in the case of Figure 1B, and VDDV, GNDV, and GND in the case of Figure 1C) must be provided for each cell.

35 Figure 3 is a schematic cross-sectional view for

explaining one example of the fabrication process for the semiconductor integrated circuit device shown in Figure 1A.

5       As shown in Figure 3, the semiconductor integrated circuit device of Figure 1A described above can be fabricated using a twin-well process. Likewise, the semiconductor integrated circuit devices of Figures 1B and 1C can also be fabricating using a twin-well process.

10       Figure 4 is a diagram showing a layout example for the semiconductor integrated circuit device shown in Figure 1D. In Figure 4, reference characters BG2D and BG3D indicate the back gates of the transistors Q2D and Q3D, respectively.

15       As shown in Figure 4, in the semiconductor integrated circuit device of Figure 1D, the low-threshold PMOS transistor Q2D and the low-threshold NMOS transistor Q3D are constructed as one cell, and the high-threshold PMOS transistor Q1D between the real high-potential power supply line VDD and the pseudo high-potential power  
20       supply line VDDV and the high-threshold NMOS transistor Q4D between the real low-potential power supply line GND and the pseudo low-potential power supply line GNDV are arranged together in a place separated from the cell, as in the case of Figure 2B. However, in the semiconductor  
25       integrated circuit device shown in Figure 1D, as the back gates BG2D and BG3D of the low-threshold PMOS transistor Q2D and the low-threshold NMOS transistor Q3D need only be connected to the pseudo high-potential power supply  
30       line VDDV and the pseudo low-potential power supply line GNDV, respectively, only two power supply lines, i.e., the pseudo high-potential power supply line VDDV and the pseudo low-potential power supply line GNDV, need be provided for the cell.

35       The cell structure is the same for the layouts of the semiconductor integrated circuit devices of Figures 1E and 1F. However, in the semiconductor integrated circuit device of Figure 1E, the two power supply lines

are the pseudo high-potential power supply line VDDV and the real low-potential power supply line GND, and in the semiconductor integrated circuit device of Figure 1F, the two power supply lines are the real high-potential power supply line VDD and the pseudo low-potential power supply line GNDV.

Figures 5A and 5B are schematic cross-sectional views for explaining further examples of the fabrication process for the semiconductor integrated circuit device shown in Figure 1; more specifically, the fabrication process for the semiconductor integrated circuit device of Figure 1D is illustrated here. Figures 5A and 5B each show the fabrication process for the semiconductor integrated circuit device of Figure 1D in respectively different structures, that is, Figure 5A shows the process for a twin-well structure and Figure 5B the process for a triple-well structure.

As shown in Figure 5A, when the semiconductor integrated circuit device of Figure 1D is constructed in a twin-well structure, the back gates (P-type wells: P-wells) of the high-threshold NMOS transistor Q4D and the low-threshold NMOS transistor Q3D are connected to the real low-potential power supply line GND and the pseudo low-potential power supply line GNDV, respectively, but these are shorted together via the substrate (P-type silicon substrate). That is, the back gate (P-type well) of the high-threshold NMOS transistor Q4D is electrically connected to the back gate (P-type well) of the low-threshold NMOS transistor Q3D, thus shorting together the real low-potential power supply line GND and the pseudo low-potential power supply line GNDV. The problem of the real low-potential power supply line GND and the pseudo low-potential power supply line GNDV shorting together also occurs in the semiconductor integrated circuit device of Figure 1F.

Further, as shown in Figure 5A, when the semiconductor integrated circuit device of Figure 1D is

constructed in a twin-well structure, the back gates (N-type wells: N-wells) of the high-threshold PMOS transistor Q1D and the low-threshold PMOS transistor Q2D are connected to the real high-potential power supply line VDD and the pseudo high-potential power supply line VDDV, respectively, the shorting between the real high-potential power supply line VDD and the pseudo high-potential power supply line VDDV is avoided because of the isolation provided by the respective N-type wells (the back gate of the high-threshold PMOS transistor Q1D and the back gate of the low-threshold PMOS transistor Q2D). In the semiconductor integrated circuit device of Figure 1E also, the back gate of the high-threshold PMOS transistor and the back gate of the low-threshold PMOS transistor are isolated by the respective N-type wells, avoiding the shorting between the real high-potential power supply line VDD and the pseudo high-potential power supply line VDDV.

On the other hand, as can be seen from Figure 5B, when the semiconductor integrated circuit device of Figure 1D is constructed in a triple-well structure, the back gates of the high-threshold NMOS transistor and low-threshold NMOS transistor, as well as the back gates of the high-threshold PMOS transistor and low-threshold PMOS transistor, are formed without shorting together. The same is true of the semiconductor integrated circuit devices of Figures 1E and 1F.

In the related art, there is proposed a semiconductor integrated circuit having a leakage current cutoff circuit designed in such a manner that power supply switches constructed from a plurality of high-threshold transistors, arranged around macro circuits constructed from low-threshold transistors, are turned ON and OFF at staggered time intervals with the aim to reduce noise to other macro circuits connected to the same power supply (refer, for example, to Japanese Patent Application No. 2002-092801).

There is also proposed a semiconductor storage device with provisions made to prevent memory cell data from being destroyed by power supply noise occurring at the time of ON/OFF switching in a configuration for  
5 reducing OFF-leakage current by providing an ON/OFF switch ON a power supply line of a peripheral circuit (refer, for example, to Japanese Unexamined Patent Publication No. 2000-298987 (U.S. Patent No. 6,188,628)).

As described above, the prior art semiconductor  
10 integrated circuit devices shown in Figures 1A, 1B, and 1C, for example, involve problems such as an increase in layout area with each cell having a plurality of power supply lines (VDD, VDDV, GND, and GNDV) and an inability to use existing standard cells in low-threshold MOS  
15 transistor circuits.

Further, the prior art semiconductor integrated circuit devices shown in Figures 1D and 1F, for example, involve the problem of being unable to use a twin-well fabrication process (twin-well structure) which is  
20 generally less costly than a triple-well process. Furthermore, in the case of the prior art semiconductor integrated circuit device shown in Figure 1E, if the power supply switch (MT-CMOS switch) is constructed using a P-channel type MOS transistor (PMOS transistor), as the  
25 carriers are holes, the carrier mobility is low compared with the N-channel type in which the carriers are electrons; accordingly, if the voltage drop in the power supply switch is to be reduced below a prescribed value, there arises the problem that the PMOS transistor width  
30 increases, resulting in an increase in layout area.

With the recent trend toward higher functionality and larger capacity in semiconductor integrated circuit devices using the MT-CMOS technology described above, the circuit size is expected to increase further. As the  
35 size of the circuit where power is turned ON and OFF at a time increases,  $di/dt$  (change of current per unit time) increases, giving rise to a noise source which can cause



a malfunction of nearby circuits in operation.

Embodiments of a semiconductor integrated circuit device according to the present invention will be described below with reference to the accompanying drawings.

Figure 6 is a circuit diagram conceptually illustrating a first embodiment of a semiconductor integrated circuit device according to the present invention. Figure 7 is a diagram showing the layout of the semiconductor integrated circuit device of Figure 6. Figure 8 is a schematic cross-sectional view for explaining the fabrication process for the semiconductor integrated circuit device shown in Figure 6; the process for a twin-well structure is shown here.

In Figures 6 to 8, reference character Q1 is a high-threshold N-channel type MOS field effect transistor (High-V<sub>th</sub> NMOSFET: High-threshold NMOS transistor), Q2 and Q3 are low-threshold P-channel type MOS field effect transistors (Low-V<sub>th</sub> PMOSFETs: Low-threshold PMOS transistors), and Q4 and Q5 are low-threshold N-channel type MOS field effect transistors (Low-V<sub>th</sub> NMOSFETs: Low-threshold NMOS transistors). Further, reference character VDD is a real high-potential power supply line, VDDV is a pseudo high-potential power supply line, and GND is a real low-potential power supply line. In the semiconductor integrated circuit device of Figure 6, a load circuit (logic circuit or parts of the logic circuit) A is shown as comprising the two low-threshold PMOS transistors Q2 and Q3 and the two low-threshold NMOS transistors Q4 and Q5, but it will be appreciated that various other configurations may be employed in a practical circuit. Here, the real high-potential power supply line VDD is supplied, for example, with a supply voltage of 0.7 V.

As shown in Figure 6, the high-threshold NMOS transistor Q1 is connected between the real high-potential power supply line VDD and the pseudo high-

potential power supply line VDDV, and the load circuit (cell) A is provided between the pseudo high-potential power supply line VDDV and the real low-potential power supply line GND. The load circuit A comprises the low-threshold PMOS transistors Q2 and Q3 connected in parallel and the low-threshold NMOS transistors Q4 and Q5 connected in series. More specifically, the sources of the low-threshold PMOS transistors Q2 and Q3 are connected in common to the pseudo high-potential power supply line VDDV, while the common drain of the low-threshold PMOS transistors Q2 and Q3 is connected to the drain of the low-threshold NMOS transistor Q4. Further, the source of the low-threshold NMOS transistor Q4 is connected to the drain of the low-threshold NMOS transistor Q5, whose source is connected to the real low-potential power supply line GND.

In the semiconductor integrated circuit device of the present embodiment, the back gates of the low-threshold PMOS transistors Q2 and Q3 are connected to the pseudo high-potential power supply line VDDV, and the back gates of the low-threshold NMOS transistors Q4 and Q5 are connected to the real low-potential power supply line GND. Here, the back gate of the high-threshold NMOS transistor Q1 is connected to the real low-potential power supply line GND. The high-threshold PMOS transistor Q1 is supplied at its gate with a power control signal (PCNT) via a power control line PCNT, to reduce leakage current, for example, during standby.

In the semiconductor integrated circuit device of the present embodiment, the back gate of the high-threshold NMOS transistor Q1 is connected to the real low-potential power supply line GND, the back gates of the low-threshold NMOS transistors Q4 and Q5 are connected to the real low-potential power supply line GND, and the back gates of the low-threshold PMOS transistors Q2 and Q3 are connected to the pseudo high-potential power supply line VDDV. That is, the back

gates of the low-threshold PMOS transistors Q2 and Q3 are connected to the pseudo high-potential power supply line VDDV, as in the previously described cases of Figures 1D and 1E, but as the back gates are isolated by the N-type well of the low-threshold PMOS transistors Q2 and Q3 as shown in Figure 8, shorting with other back gates via the substrate does not occur even when the circuit device is constructed in a twin-well structure.

Further, as shown in Figure 7, the sources and back gates of the low-threshold PMOS transistors Q2 and Q3 are connected only to the pseudo high-potential power supply line VDDV, and the sources and back gates of the low-threshold NMOS transistors Q4 and Q5 are connected only to the real low-potential power supply line GND; as a result, existing standard cells can be used. Furthermore, as the power supply switch is constructed from the high-threshold NMOS transistor Q1, the layout area can be reduced compared with the case where the power supply switch is constructed from a P-channel MOS transistor.

In the semiconductor integrated circuit device of the present embodiment, as the transistor as the power supply switch is constructed from the high-threshold NMOS transistor Q1 unlike the prior art configuration (for example, the semiconductor integrated circuit device of Figure 1B), it does not turn ON unless a voltage equal to or greater than the sum of the source voltage (VDDV) and the threshold voltage ( $V_{th}(Q1)$ ) of the transistor Q1 is applied as the power control signal (PCNT); therefore, a voltage of, for example, "0 V" or "3 V (or 3.3 V)" is applied. That is, when 0 V is applied as the power control signal (PCNT), the transistor Q1 is OFF, and the leakage currents of the low-threshold transistors are thus cut OFF; on the other hand, when 3 V is applied as the power control signal (PCNT), the transistor Q1 is ON, causing the real high-potential power supply line VDD and the pseudo high-potential power supply line VDDV to

conduct and thus enabling the load circuit to operate.

As shown in Figure 7, in the layout of the semiconductor integrated circuit device of the present embodiment, the cell comprises the low-threshold PMOS transistors Q2 and Q3, the low-threshold NMOS transistors Q4 and Q5, and the back gates BG2 and BG3, and only the pseudo high-potential power supply line VDDV and the real low-potential power supply line GND need be provided as the power supplies; as a result, existing standard cells can be used without any modification. The circuit is constructed by arranging a plurality of cells (cell 1 to cell N) in a row in such a manner as to connect the power supplies, but a plurality of such rows may be arranged to construct the circuit.

Further, as shown in Figure 7, the high-threshold NMOS transistor Q1 as the power supply switch and its back gate BG1 can be formed together in one place to achieve an optimum layout size; here, the transistor Q1 can be implemented using a plurality of transistors as a transistor width of several centimeters to several tens of centimeters may be required depending on the peak current that flows in the circuit.

As can be seen from Figure 8, unlike the case of the prior art semiconductor integrated circuit device shown in Figure 1D or 1F, the semiconductor integrated circuit device of the present embodiment, even when constructed in a twin-well structure, does not involve the problem of the back gates at different nodes shoring together via the substrate, and can thus be implemented without using a costly triple-well process.

Figures 9A to 9C are circuit diagrams for explaining the configuration of the power supply switch section in the semiconductor integrated circuit device: Figure 9A concerns the above-described first embodiment of the semiconductor integrated circuit device according to the present invention, and shows the configuration in which the power supply switch is constructed from an N-channel

type MOS transistor (the high-threshold NMOS transistor Q1); Figure 9B concerns a prior art semiconductor integrated circuit device (for example, the semiconductor integrated circuit device of Figure 1B), and shows the configuration in which the power supply switch is constructed from a P-channel type MOS transistor (the high-threshold PMOS transistor Q1B); and Figure 9C shows the configuration in which the transistor is replaced by a resistor Rdrop whose value is equivalent to the ON condition of the power supply switch.

Each of the transistors shown in Figures 9A and 9B is a MOS transistor driven with 3 V (or 3.3 V), that is, a high-threshold transistor such as the one generally used in a final stage I/O buffer. There is therefore no need to fabricate a new high-threshold transistor or to manage the characteristics. For the internal load circuit, usually available low-threshold MOS transistors can be used.

When a peak current  $I_{peak}$  is expected to flow in the circuit, an allowable voltage drop value in the power switch needs to be specified in the specification at the design stage, and the load circuit is designed to be able to operate reliably even when the worst-case supply voltage drop occurs. Here, assume that the voltage of the real high-potential power supply line VDD is 0.7 V; then, if the allowable voltage drop in the power supply switch is specified at 1% or less, the voltage of the pseudo high-potential power supply line VDDV in the worst case is about 0.693 V.

At this time, when the power control signal (PCNT) in Figure 9A is 3 V, or when the power control signal (/PCNT) in Figure 9B is -2.6 V, the transistor (Q1N, Q1P) is turned ON and the peak current  $I_{peak}$  flows; considering this, the transistor Q1N or Q1P can be replaced by the equivalent resistor Rdrop as shown in Figure 9C. When Figures 9A and 9B are compared, transistor widths  $W_p$  and  $W_n$  must be optimized in order to

adjust the ON resistances of the respective transistors if the same peak current  $I_{peak}$  is to flow therethrough. The transistor widths  $W_p$  and  $W_n$  each may have to be set to several centimeters to several tens of centimeters depending on the current consumption of the entire chip, and this greatly affects the chip size.

Generally, a PMOS transistor in which the carriers are holes requires a larger transistor width  $W_p$  than does an NMOS transistor in which the carriers are electrons having higher mobility. In a specific example, it was shown, for example, by SPICE simulation that a PMOS transistor required a transistor width about three times that of an NMOS transistor. As a result, when the power supply switch is constructed from only a PMOS transistor as in the prior art, the layout area increases compared with the case where the power supply switch is constructed from only an NMOS transistor. Furthermore, in the case of a PMOS transistor, a negative voltage not usually used has to be applied to turn ON the transistor, but in the case of an NMOS transistor, the usual 3 V interface can be used.

Figure 10 is a block circuit diagram schematically showing a second embodiment of a semiconductor integrated circuit device according to the present invention.

As shown in Figure 10, in the semiconductor integrated circuit device of the second embodiment, a control signal (a signal for controlling power ON and OFF) MTCNT is supplied via a waveshaping circuit 101 to the gate of a high-threshold NMOS transistor (power supply switch: MT-CMOS switch) Q1. That is, the control signal MTCNT is waveshaped by the waveshaping circuit 101 so that its waveform rises slowly, and the slowly rising waveform as the output signal of the waveshaping circuit 101 is supplied to the gate of the high-threshold NMOS transistor Q1. Here, as the high-threshold NMOS transistor Q1 is configured as a source follower, the voltage of the pseudo high-potential power supply line

VDDV supplied via the source also rises slowly. Here, the control signal MTCNT is, for example, a 3 V interface signal, the supply voltage (VDD1) applied to the waveshaping circuit 101 is, for example, 3 V, and the  
5 voltage VDD2 (VDD) applied to the drain of the high-threshold NMOS transistor Q1 is, for example, 1.8 V.

With this configuration, even when the circuit size of the load circuit is large, and the current changes greatly at the time of power ON, for example, as the  
10 voltage of the pseudo high-potential power supply line VDDV rises slowly,  $di/dt$  (change of current per unit time) is held to a small value, and the generation of noise is thus suppressed. That is, at power ON to the load circuit A, as the supply voltage (VDDV) to the load  
15 circuit A rises slowly, the effects of noise, for example, on a circuit B adjacent to the load circuit A and operating with a different power supply can be reduced.

Further, the control signal MTCNT can be supplied  
20 from outside or inside of the semiconductor integrated circuit device (LSI). In the case that the control signal MTCNT is supplied from inside, or generated in the LSI, the control signal MTCNT is generated after logic operation is carried out in an logic circuit. In  
25 general, the logic circuit is, for example, constituted by standard cells, gate arrays, and the like, and designed within an acceptable load to be driven, and thereby a through rate in the nanosecond order is expected. Further, in the case that the control signal  
30 MTCNT is supplied from outside of the LSI, the control signal MTCNT should be passed through an I/O buffer, and thereby the through rate in the nanosecond order is expected. By considering noise reduction, the through rate is generally required in the order of milliseconds  
35 or microseconds, though it may be changed in accordance with a circuit scale to be switched. Therefore, the waveshaping circuit may be necessary within the LSI.

Figures 11A and 11B are block circuit diagrams schematically showing a third embodiment of a semiconductor integrated circuit device according to the present invention: Figure 11A shows the configuration in which the power supply switch (MT-CMOS switch) is constructed from a high-threshold NMOS transistor Q1N, and Figure 11B shows the configuration in which the power supply switch is constructed from a high-threshold PMOS transistor Q1P. In Figures 11A and 11B, the control signal MTCNT is, for example, a 1.8 V interface signal, the supply voltage (VDD1) applied to a level conversion circuit 102 is, for example, 3 V, and the voltage VDD2 applied to the drain of the high-threshold NMOS transistor Q1N (the source of the high-threshold PMOS transistor Q1P) is, for example, 1.8 V.

As shown in Figure 11A or 11B, in the semiconductor integrated circuit device of the third embodiment, the control signal MTCNT (node N1), for example, at a 1.8 V interface level (the same interface level as the load circuit A constructed from low-threshold transistors) is converted by the level conversion circuit 102 into a 3 V series signal level (step-up: node N2), which is supplied to the gate of the high-threshold NMOS transistor Q1N or the high-threshold PMOS transistor Q1P. Here, as shown in Figure 11A, the level conversion circuit 102 and the power supply switch (high-threshold NMOS transistor) Q1N are together constructed as a module (MT-CMOS cell) 100, or as shown in Figure 11B, the level conversion circuit 102 and the power supply switch (high-threshold PMOS transistor) Q1P are together constructed as a module 100, to reduce the adverse effects on an adjacent circuit, etc. that may be caused by the output signal of the level conversion circuit 102 converted to the 3 V series signal level.

More specifically, the signal supplied to the gate of the power supply switch Q1N (Q1P), for example, is of a voltage higher than that of an ordinary transistor



signal, and signal lines of different voltage levels being located adjacent to each other or crossing each other is not desirable from the point of view of cross talk and noise. In view of this, by constructing the  
5 level conversion circuit 102 and the power supply switch Q1N (Q1P) into a module, the high-voltage signal (the output signal of the level conversion circuit 102) is confined within the module, thereby reducing cross talk and noise.

10 Figure 12 is a diagram schematically showing a configuration example of a semiconductor integrated circuit device to which the third embodiment shown in Figure 11A is applied. Here, the supply voltage (VDD1) applied to the level conversion circuit 102 is, for  
15 example, 3 V, and the supply voltage (VDD2) applied to a control circuit 200, the level conversion circuit 102, and the drain of the power supply switch Q1 is, for example, 1.8 V.

As shown in Figure 12, the control signal MTCNT of  
20 the 1.8 V series signal level, output from the control circuit 200, is level-converted by the level conversion circuit 102 in the module 100 into a 3 V series signal, which is supplied to the gate of the power supply switch (high-threshold NMOS transistor) Q1. In this way, when  
25 the level conversion circuit 102 and the power supply switch Q1 are together constructed as the module 100, a signal of the same interface level as the internal logic power supply (for example, 1.8 V) can be used as the control signal MTCNT to be applied to the module 100, and  
30 the module 100 can be placed at a desired position within the chip. Then, the low voltage signal line need only be formed between macro circuits as usual (for example, between the control circuit 200 (macro 1) and load circuit 300 (macro 2)), and can be made less susceptible  
35 to the effects of the high voltage signal line (node N2).

Figure 13 is a block circuit diagram schematically showing a fourth embodiment of a semiconductor integrated

circuit device according to the present invention.

As shown in Figure 13, the semiconductor integrated circuit device of the fourth embodiment comprises both the waveshaping circuit 101 and the level conversion circuit 102 described above; that is, with the provision of the level conversion circuit 102, a signal of the same interface level as the internal logic power supply (for example, 1.8 V) can be used as the control signal MTCNT to be applied to the module 100, while making the construction less susceptible to the effects of the high-voltage signal line (node N2'), and with the provision of the waveshaping circuit 101, the voltage of the pseudo high-potential power supply line VDDV to the load circuit A is made to rise slowly, thereby suppressing the generation of noise.

Figure 14 is a block circuit diagram schematically showing a fifth embodiment of a semiconductor integrated circuit device according to the present invention, and Figure 15 is a cross-sectional view of a chip showing wiring layers for explaining the semiconductor integrated circuit device shown in Figure 14. In Figure 15, reference character SB is a semiconductor substrate, WL1 to WL7 are the wiring layers, and IL1 to IL6 are insulating layers.

In the semiconductor integrated circuit device of the fifth embodiment, which is based on the semiconductor integrated circuit device of the third embodiment shown in Figure 12, a shield layer 110 is provided above the module 100 that has a signal wiring line LH of a high-potential interface (3 V interface) which is the output of the level conversion circuit 102, and a signal wiring line LL of the same interface (1.8 V interface) as the internal logic power supply is provided above the shield layer 110.

That is, as shown in Figures 14 and 15, when the wiring layers WL1 to WL3, for example, are used for wiring of the transistor circuits, while using the wiring

layer WL4 as the signal wiring line LH of the 3 V interface and the wiring layer WL5 for wiring of the power supplies VDD, VSS, etc., then the wiring layer WL6 above the module 100 that has the signal wiring line LH of the 3 V interface is grounded (grounding point 100a) as the shield layer 110, and the signal wiring line LL of the 1.8 V interface is formed in the wiring layer WL7 above the wiring layer WL6.

According to the semiconductor integrated circuit device of the fifth embodiment, the signal wiring line LL of the 1.8 V interface is shielded from the signal wiring line LH of the 3 V interface by the shield layer 110 (wiring layer WL6) so that the effects of the noise arising from the signal wiring line LH of the 3 V interface can be reduced.

Figure 16 is a circuit diagram schematically showing a sixth embodiment of a semiconductor integrated circuit device according to the present invention.

As shown in Figure 16, the semiconductor integrated circuit device of the sixth embodiment comprises: a buffer 103 constructed from a two-stage inverter comprising low-threshold PMOS transistors (Low-V<sub>th</sub> PMOSFETs) M1 and M3 and low-threshold NMOS transistors (Low-V<sub>th</sub> NMOSFETs) M2 and M4; a level conversion circuit 102 having high-threshold PMOS transistors (High-V<sub>th</sub> PMOSFETs) M5 and M7 and high-threshold NMOS transistors (High-V<sub>th</sub> NMOSFETs) M6 and M8; a waveshaping circuit 101 having high-threshold PMOS transistors M9, M11, and M14 to M21 and high-threshold NMOS transistors M10, M12, M13, and M22; and a power supply switch Q1.

Here, the supply voltage VDD2 to which are connected the sources of the low-threshold PMOS transistors M1 and M3 in the buffer 103 is, for example, 1.3 V (or 1.8 V), while the supply voltage VDD1 to which are connected the sources of the high-threshold PMOS transistors M5 and M7 in the level conversion circuit 102 and the sources of the high-threshold PMOS transistors M11, M16, and M17 in

the waveshaping circuit 101 is, for example, 2.5 V or (3 V). The high-threshold PMOS transistors M17 to M21 at the final stage of the waveshaping circuit 101 have a long gate length (transistor length) and a short gate width; by connecting a plurality of these transistors in series (five transistors in Figure 16), the ON resistance is increased, thereby making the rise time of the waveform of the output signal (node N2) slow.

In this way, in the semiconductor integrated circuit device of the sixth embodiment, as the high-threshold PMOS transistors M17 to M21 at the final stage of the waveshaping circuit 101 are connected in series to increase the ON resistance and to make the output waveform slow, not only can the circuit size be reduced by reducing the number of transistors, but the control can be performed in a simple manner, compared with a waveshaping circuit that uses a digital/analog converter (D/A converter) described later.

Figure 17 is a diagram for explaining the operation of the semiconductor integrated circuit device shown in Figure 16. In Figure 17, the control signal MTCNT is a 1.3 V series signal, and the output signal (node N2) of the waveshaping circuit 101 is a 2.5 V series signal. Here, the voltage of the pseudo high-potential power supply line VDDV is about 1.2 V depending on a voltage drop.

As can be seen from Figure 17, according to the semiconductor integrated circuit device shown in Figure 16, the waveform of the output signal (N2) of the waveshaping circuit 101 rises slowly compared with the rising waveform of the control signal MTCNT and, because of the source follower action of the power supply switch (MT-CMOS switch) Q1 that receives the slowly rising signal waveform (N3) at its gate, the voltage of the pseudo high-potential power supply line VDDV also rises slowly. As a result, even when the circuit size of the load circuit (A) is large, and the current changes

greatly at the time of power ON, for example,  $di/dt$  (change of current per unit time) is held to a small value, and the generation of noise is thus suppressed.

5 Figure 18 is a block circuit diagram schematically showing a seventh embodiment of a semiconductor integrated circuit device according to the present invention.

10 As shown in Figure 18, in the semiconductor integrated circuit device of the seventh embodiment, the waveshaping circuit 101 is constructed from a D/A converter which controls the output signal (node N2), for example, by an n-bit control signal [n:1]; this facilitates the waveform moderating control and makes it possible to make the waveform further slow. That is, 15 when the waveshaping circuit 101 is constructed by adjusting the transistor size and the number of transistors as shown in Figure 16, it is difficult to obtain a sufficiently slow waveform; by contrast, when the waveshaping circuit 101 is constructed from a D/A 20 converter as in the seventh embodiment, the waveform can be made sufficiently slow, though the output waveform (N2) of the waveshaping circuit 101 becomes a step voltage. Furthermore, according to the semiconductor integrated circuit device of the seventh embodiment, as 25 the output waveform of the waveshaping circuit 101 can be programmably adjusted, it also becomes possible to change the slope to an optimum value after, for example, evaluating the semiconductor integrated circuit device (LSI).

30 Figure 19 is a block circuit diagram schematically showing an eighth embodiment of a semiconductor integrated circuit device according to the present invention.

35 As shown in Figure 19, in the semiconductor integrated circuit device of the eighth embodiment, the load circuit A is constructed as a RAM (for example, SRAM: Static Random Access Memory), and this RAM (load

circuit A) is operated, for example, during backup standby, at a voltage ( $V_{DDM}'$ ) lower than its normal operating voltage ( $V_{DDV}$ ). That is, by controlling the n-bit control signal [n:1], the output voltage of the waveshaping circuit 101 constructed from the D/A converter is set to  $V_{DDM}$ , and the voltage (pseudo high-potential power supply line  $V_{DDV}$ ) output from the source of the power supply switch (MT-CMOS switch) Q1 configured as a source follower is set to the voltage ( $V_{DDM}'$ ) that only guarantees the retention of the stored contents of the load circuit (RAM), thus reducing the power consumption, for example, during backup standby.

To describe the above more specifically, in an SRAM fabricated using a 0.11- $\mu$ m process, for example, the voltage required to retain stored data is about one half of, for example, the normal supply voltage (for example, 1.3 V); therefore, the power consumption can be reduced by setting the backup standby voltage to about one half of the normal supply voltage. If the load circuit A is constructed from a flip-flop (FF) or the like instead of the RAM such as an SRAM, the voltage for use can be reduced to a level lower than the normal power supply voltage.

Figure 20 is a block circuit diagram schematically showing a ninth embodiment of a semiconductor integrated circuit device according to the present invention.

As shown in Figure 20, in the semiconductor integrated circuit device of the ninth embodiment, the real power supply line (real high-potential power supply line) VDD and the pseudo power supply line (pseudo high-potential power supply line  $V_{DDV}$ ) are brought outside the semiconductor chip (LSI) so that the voltages of the real power supply line VDD and the pseudo power supply line  $V_{DDV}$  can be measured by voltmeters 401 and 402, respectively. This makes possible the evaluation of the actual voltage drop on the real power supply line VDD, the measurement of the ON resistance of the MT-CMOS

circuit, etc., and comparisons with simulation values and other investigations can thus be performed.

5       As described in detail above, according to the semiconductor integrated circuit device of the present invention, existing standard cells can be used, a twin-well process less costly than a triple-well process can be used for the fabrication of the circuit device, and the layout area can be reduced compared with the prior art semiconductor integrated circuit devices.

10       Furthermore, according to the semiconductor integrated circuit device of the present invention, noise occurring at the time of turning ON and OFF a macro circuit can be reduced to a low level so as not to cause a malfunction of other circuits.

15       Many different embodiments of the present invention may be constructed without departing from the spirit and scope of the present invention, and it should be understood that the present invention is not limited to the specific embodiments described in this specification,  
20       except as defined in the appended claims.